Implementation of a Scalable Matrix Inversion Architecture for Triangular Matrices
This paper presents an FPGA implementation of a novel snd Ihighl! scalable hardware architecture for inversion of triangiiliir matrices. An integral part of modern signal processing and communications applications involves manipulation of large matrices. Therefore, scalable and flexible hardware architectures are increasingly sought for. In this paper the traditional triangular shaped array archit