Exploring Ethernet Switching Architectures for Area-Efficient Low-End Switches
The aim of this thesis project has been to develop an architecture for L2 ethernet switches that would be optimized for silicon area, targeting smaller low-end switches. A selection was made of three different switching architectures, which were compared and analyzed to explore the benefits and drawbacks of different approaches. From these, one architecture called Shared Memory Linked-List was sel