No title
Ring voltage-controlled oscillators (Ring VCOs) are widely used in clock generation because of their compact area and wide tuning range, but their high inherent phase noise limits their application in high-performance systems. To address this, this thesis presents a low-power dual-path sub-sampling PLL (SSPLL) covering a wide frequency range from 2GHz to 4GHz. To effectively suppress the phase noi
